


Form PTO 1449 (Rev. 2-32) U.S. Department of Commerce Patent and Trademark Office					Atty. Docket No. SUN-PS403	Serial No. 09/982,452	
Information Disclosure Statement by Applicant (Use several sheets if necessary)					Applicant: Manjunath D. Harista		
					Filed: October 17, 2001	Group: 2825	
U.S. Patent Documents							
Init.		Document No.	Date	Name	Class	Subclass	Filing Date
<i>BT</i>	A	5,644,498	7/1/97	Joly et al.			1/25/1995
	B	5,963,729	10/5/99	Aji et al.			6/26/1997
	C	6,289,412	9/11/01	Yuan et al.			3/12/1999
	D	5,778,216	7/7/98	Venkatesh			7/7/1998
	E	6,263,478	7/17/01	Hahn et al.			8/11/1998
	F	5,974,245	10/26/99	Li et al.			5/30/1997
	G	5,581,473	12/3/96	Rusu et al.			2/23/1996
	H	6,289,498	9/11/01	Dupenloup			2/20/1998
	I	5,387,855	2/7/1995	Miyazaki et al.			4/2/1993
	J	5,467,040	11/14/1995	Nelson			7/28/1993
	K	5,656,963	8/12/1997	Masleid et al.			9/8/1995
	L	5,896,055	4/20/1999	Toyonaga et al.			11/26/1996
	M	6,088,254	7/11/2000	Kermani			2/12/1999
	N	6,378,080	4/23/2002	Anjo et al.			12/28/1999
<i>BT</i>	O	5,994,924	11/30/1999	Lee et al.			6/16/1997
Foreign Documents							
Translation							
Init.		Document No.	Date	Country	Class	Subclass	Yes No
<i>BT</i>	P	WO 95/34036	12/14/95	WO			X
Other Documents (Including Author, Title, Date, Pertinent Pages, etc.)							
<i>BT</i>	Q	R.B. Mueller et al., "Parallel Switch-Level Simulation for VLSI", IEEE, 1991, pp. 324-328					
	U	Scot Boon et al., "High Performance Clock Distribution for CMOS Asics", IEEE 1989, pp. 15.4.1 - 15.4.5					
	V	H. Fair et al., "XP-000862228 SP 25.2: Clocking Design and Analysis for a 600MHz Alpha Microprocessor", IEEE International Solid-State Circuits Conference, 1998, pp. 389-399 & 473					
	W	International Search Report, PCT/US 02/32937, International filing date October 15, 2002, date Search Report mailed January 28, 2004.					
	X	B. Lamson et al., "A Processor for a High-Performance Personal Computer, Seventh Annual Symposium on Computer Architecture, pp. 146-160, May 1980.					
	Y	C-S Wu et al., "An Automatic Cell Characterization Environment for Cell-Based Design Methodology", IEEE pp. 326-329, May 1993					
	Z	J. Burkis, "Clock Tree Synthesis for High Performance ASICs", IEEE, pp. 9-8.3, August 1991					
	AA	U-S Yim et al., "A Floorplan-based Planning Methodology for Power and Clock Distribution in ASICs", Proceedings ACM/IEEE Conference on Design Automation, pp. 766-771, June 1999.					
<i>BT</i>	BB	P.J. Restle et al., "A Clock Distribution Network for Microprocessors", 2000 Symposium on VLSI Circuits, pp. 184-187, April 2000.					
Examiner 					Date Considered <i>08/16/04</i>		
Examiner: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include a copy of this form with the next communication to applicant.							